Poduel, B. (2015) “Design and Implementation of Synthesizable 32-bit Four Stage Pipelined RISC Processor in FPGA Using Verilog/VHDL”, Nepal Journal of Science and Technology, 15(1), pp. 81–88. doi: 10.3126/njst.v15i1.12021.