Poduel, B.; Kansakar, P.; Chhetri, S. R.; Joshi, S. R. Design and Implementation of Synthesizable 32-Bit Four Stage Pipelined RISC Processor in FPGA Using Verilog VHDL. Nepal Journal of Science and Technology 2015, 15, 81-88.